Abs&act-A linearity improvement technique employing passive resistors and current-steering MOS transistors as a variable resistance element is proposed to implement a low-distortion filter in CMOS technology. This proposed implementation relies on the linearity of the passive resistors and the tunability of the current-steering MOS transistors operating in the triode region to overcome the limited linearity performance in continuous-time electronically tunable filters. By using the existing systematic feedback loops in the active filters and placing the nonlinear elements inside the feedback, the distortion resulting from the nonlinear devices is greatly reduced by the filter loop gain. A 22-kHz fifthth-order Bessel filter, its dynamic range optimized by applying Karmarkar's resealing algorithm and self-tuned with a switched-capacitor reference resistor, demonstrates better than -90-dB THD with a 2-kHz, 4-Vpp signal in 5-V 2-~m CMOS.
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I. INTRODUCTION
N UMEROUS continuous-time IC filter design techniques have been reported with a common effort to achieve high linearity while trying to maintain tunability [1]- [5] . Despite the enhancements of these techniques, one underlying problem for all cases is their limited linearity performance. Recently, a straightforward digital trimming method has demonstrated a high linearity performance by trimming weighted capacitors in parallel [6] . This kind of switching occurring in the signal paths, however, prohibits having the signal present while the digital tuning is being performed.
Among the various implementations of electronically tunable filters, MOSFET-C filters are easily implemented with operational amplifier blocks while maintaining the identical structure of an actiye RC filter [5] , [7] . These MOSFET-C filters, fabricated in a standard CMOS process, utilize the linearized model behavior of a MOS transistor operating in the triode region in place of a passive resistor. Such devices as these have been proposed as linear tunable resistor elements in monolithic integrated circuits [5] , [7] - [ 11] . However, due to mismatches and the inherent nonlinear behavior of MOSFET's in triode, THD of only about 40-60 dB can be achieved with a volt-level signal swing in a single '5-V system. With an ongoing interest in building highly linear tunable continuoustime filters, and given that switched-capacitor filters have demonstrated good linearity performance [12] , [13] , a linearity improvement technique for low-distortion tunable CMOS filters is investigated. Manuscript received May 12, 1993; revised July 16, 1993. In comparison with conventional tunable filters, the proposed linearity improvement herein moves the nonlinear vati able resistance inside a feedback loop for a large improvement of distortion. Furthermore, the actual voltage applied to the nonlinear elements is scaled down to operate more closely within their linear range. Allowing a simplified signal summing for multiple inputs and high linearity performance, this proposed technique leads to a practical design of low-distortion tunable filters in CMOS.
The following sections will include discussions of the proposed variable resistor referred to as the R-MOSFET (Section II), the low-distortion integrator implementation referred to as the R-MOSFET-C (Section III), the use of the feedback loop for linearity improvement (Section IV), automatic tuning implementation using a switched-capacitor reference resistor (Section V), design of a fifth-order Bessel filter with dynamic range optimization (Section VI), experimental results of the prototype fifth-order Bessel fiker (Section VII), and the conclusions.
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II. PROPOSED R-MOSFET VARIABLE RESISTOR
A differentially balanced variable resistor made of four
identical MOS transistors
Ml, Mz, Ms, and MA biased in triode is shown in Fig. 1(a) . This variable resistor is known to behave purely linearly under ideal conditions such as perfectly matched devices, bias independent mobility, and perfectly balanced input signals [8]- [ 11] . Despite the fact that these ideal conditions can never be fully satisfied (thus the limited linearity in the 60-dB range) the key advantage of this topology is its current-steering capability for tuning. The current-steering variable resistor of Fig. 1(a) has an equivalent resistance (used as a part of an active integrator) given by
where G~is the triode region channel conductance of M; defined by Gi = K(VGsi -Vthi), and K = /JCOX~.
(1) implies that the equivalent conductance is linearly controlled by the control voltage Vc. ." w 2468101214 161820
InputFreqin kHz An improved version of this, proposed as an R-MOSFET stage, is shown in Fig. 1(b) , where four transistors are degenerated by passive resistors. Just as in Fig. 1(a 
2" (5)
This yields an appropriate design value for F because the quantity 2~= (Gl,z + G3,4) represents the equivalent conductance of the MOSFET'S in parallel combination that is seen at Vx. As a result of the voltage scaling given by (4), the distortion improves as the signal swing across the MOSFET'S decreases. This effect is identical in concept to the local feedback of an emitter degeneration in BJT. Unlike the conventional balanced resistor, which relies on transistor matching for high linearity, given the unavoidable level of imperfect balance and device mismatches, the R-MOSFET stage systematically improves linearity in proportion to the amount of voltage scaling. The MOSFET devices in this arrangement can be viewed as current-steering devices, operating in the triode region, rather than as "resistors."
III. LOW-DISTORTION INTEGRATOR

A. R-MOSFET-C Integrator
The combined circuit block of the R-MOSFET stage of Fig criss-cross configuration (dotted lines) contains the identical variable resistor of Fig. 1 (b) and behaves just as described in (3)- (5). In addition, the integrator displays a linearly controlled unity-gain frequency
Although the criss-cross integrator of Fig. 2 has a desirable symmetry in generating a more linear input resistance, it reduces the effective dc gain and bandwidth of the integrator and enhances the unity-gain frequency sensitivity to component mismatches. Other than the overall filter's performance error due to the lower effective gain and bandwidth [14] , [15] , and the increased sensitivity [11], another practical limit is an increase in noise due to the low-resistance paths between the summing nodes of the operational amplifier. That is, the current noise of the low-resistance paths degrades the dynamic range of the filter. As a result, a slight modification of this topology is made to improve the noise performance, as shown by the solid line in Fig. 2 . In this current-dumping configuration, the bypassing current from the input is not fed to the opposite side but instead dumped to the ground (conceptually in a single-ended configuration). The advantage of this arrangement is approximately a factor of four increase in the resistance between the summing nodes of the operational amplifier. This improvement comes at the cost of a slight sacrifice in the balance of the electrical symmetry at the variable resistance cell. In reality the symmetry is not as critical in the linearity-improved filter implementation because the MOSFET'S are merely being used as a current-steering element with a small voltage swing across it. Due to this modification, (3) and (6) are also modified as follows for the current-dumping integrator:
G1,2 Kfic
'unity = X7 = Zz7 ' where Vc~= common-mode control voltage.
B. Voltage Scale Factor F versus Noise tznd Distortion
Studying the independent noise sources in detail in the current-dumping configuration of Fig. 2 (solid line), the resistors, MOSFET's, and operational amplifier, the equivalent input referred noise of the current-dumping integrator at low frequencies is given bỹ =4~T{2R+~#j22R,,,
where Ri is an equivalent input noise resistance of the and R3,A = l/ G3,4.) It can be shown from the given expression that the noise increases as F increases (R increases with respect to RX = R1,z IIRs,4) and VC decreases (R3,4 decreases with respect to R1,2). Since the linearity improves with increasing voltage scale factor F a linearity versus noise trade-off is necessary in the design when choosing an optimum value for F. Another way of scaling the input voltage swing has been suggested in [7] , where the input is predivided by a factor (3 in their setup) and the output is postmultiplied by the same factor to reduce distortion. This kind of input scaling directly trades off THD with S/N. For example, effective voltage scaling of F = 5 would cost 14-dB noise while making approximately the same amount of linearity improvement. For the prototype filter implemented using a set of varied voltage scaling factors (discussed in Section VI-C), F = 2.5-5, the noise increase due to this technique is about 2.3 dB in simulation. This result comes from the worst-case condition for a tuning range of +50Y0. Considering even a greater reduction of distortion by feedback (discussed in Section IV), this relatively higher noise floor can be offset by the larger undistorted signal this technique provides.
C. Multiple-Input Integrator
In the case of a multiple-input implementation the inputs are arranged with multiple resistors but with only one currentsteering quad (four MOSFET devices operating in the triode region) per integrator. However, an appropriate loading effect of the multiple inputs should be taken into account when the resistor values are chosen. As shown in Fig. 3 for a dual-input setting, because of the extra loading of the second input a fraction of the input current is subtracted before the current flows through the MOSFET'S. Thus the loading effect calls for a reduced input passive resistor RI from the original value R1~. The loading effect of a dual-input stage yields that the actual resistances, R1 and R2, are related to the nominal values of RI. and Rz. by
where the constants are sl= J.-
2GR2n Similarly for a triple-input stage, the actual resistance R2, and R3 are
and (11) where the constants are sl=J-,s2.J-1 ,and S3=_ 2GRI. 2GR2n 2GRs.
IV. REDUCING DISTORTIONBY FEEDBACK
In the preceding discussions, a linearity improvement technique was shown to reduce distortion due to the scaling of the input signal swing by F. In an active filter configuration, however, the second input (and third input exists in some cases) to the integrator forms a feedback loop. Shown in Fig. 4(b) is the linearity improved version (R-MOSFET-C) of the first-order filter in contrast to the first-order filter using nonlinear MOSFET resistors (MOSFET-C) as shown in Fig.  4(a) . The proposed topology shown in Fig. 4 (b) has a better THID over the conventional topology of Fig. 4(a) because the MoSFET'S are operating with a reduced VDs. Furthermore, distortion is improved by a greater factor because the nonlinear components (current-steering MOSFET'S) are now inside a feedback loop.
To observe the change in the feedback loop configuration for this low-distortion filter, as an exemplary comparison, we can observe first the transfer function of the first-order MOSFET-C filter example as shown in Fig. 4(a) . Observing the singleended case for simplification of analysis, some algebra yields the closed-loop transfer function It can be observed from the transfer function that the right half of the expression, in the format of X/(1 + X), is Fig. 9 .
Fifth-order Bessel filter after dynamic range optimization and constant-voltage scaling.
-LH highly linear inside the bandwidth of the filter because of the linearity improvement by the feedback loop gain. Thus the distortion in this MOSFET-C filter is dominated by the ratio Rf / Ri, which can never be sufficiently linear. Even though a fully differential architecture can cancel much of the even harmonics, the mismatch of transistors limits the linearity performance. Limited linearity achieved by this kind of configuration can vary over the input frequency and has been discussed for a biquad example in [16] . Now observe the feedback loop configuration used i.~the proposed linearity improvement technique as shown in Fig.  4(b) . The loop gain is~j if the transfer function of the MOSFET-C integrator inside the loop is~x Gl,2/sC (with the same dc gain of the op amp), and the transfer function 
It is clear from the transfer function that the ratio R2/R1 is perfectly linear, fully depending upon the linearity of passive resistors, and the right half of the expression is in the format ?'/( 1 + T). This means that all nonlinear functions are inside of the feedback loop where the loop gain, T =~(R1 II2X )/(RI [12X + R2)
, reduces distortion within the bandwidth of the filter. The reduction of distortion approaches a minimum as the input frequency approaches the corner frequency of the filter where the magnitude of the loop gain T becomes unity. This effect of feedback on filter linearity is easily understood in the simulation result of a fifth-order Bessel filter, as shown in Fig. 5 . (The prototype R-MOSFET-C filter has varied voltage scale factor, F = 2.5 -5, as discussed in Section VI-C.) A similar filter with the same level of MOS-FET mismatches, an implementation using the conventional MOSFET-C integrator of Fig. 4(a) , exhibits a constant, THD independent of the frequencies in the passband, while the improved implementation using the proposed R-MOSFET-C integrator of Fig. 4(b) exhibits a much lower THD, particularly output is proportional to a cost function defined by fine adjustment can be provided by means of either digitally trimming the capacitor Cl or varying the clock frequency~Clk.
Having placed a set of binary-weighted capacitors in place of (7I for digital tuning, the fine tuning for the desired comer frequency of the prototype filter can be accomplished within a +1~0 absolute accuracy.
VI. FIFTH-ORDER BESSEL FILTER DESIGN
A. Dynamic Range Optimization
In addition to many techniques used for improving the dynamic range of an active filter as in [18] , the dynamic range can further be improved after node-voltage scaling by an optimization method that uses chip area as the constraint condition. Simply increasing all capacitances and reducing all resistances by the same proportion in an active filter will maintain the identical frequency response and improves the dynamic range by an equal proportion, but there is no true net gain in this kind of dynamic range improvement because the chip area taken up by the capacitors is commonly quite dominant, especially in low-frequency filters. Thus a better focus is to maximize the dynamic range per total chip area (approximately the total capacitance). This approximation results from neglecting the silicon area taken up by the resistors in comparison to the area taken up by the capacitors. This optimization problem naturally leads to a linear programming. Table I shows the progression of changes in the filter coefficients starting from the basic L-C ladder. The fifthorder Bessel filter coefficients in the third column, NS, have been obtained from the L-C ladder to active R-C filter transformation and node-voltage scaling [19] , [20] . In order to maintain the frequency response of the filter, each time constant for all integrating signal paths needs to be fixed. A total of eleven time constants exist. The time constants are Tl = R~Ck, Tz = Rzc,k, 73 = Rsck, Up tO 'r~~= RllCk, where ck is one of the five capacitors connected to the given resistor at a summing node. As each equivalent noise voltage source in series with a resistor sees a different gain to the output of the filter, the total noise power of the filter at the
whlere Ai is the gain from Ri to the output. The constraint condition on the other hand is
where C~oM is a constant (i.e., fixed area). Each 6'k can also be replaced by terms in R; and fixed time constant Ti. Linearizing the constraint equation by a first-order Taylor's approximation at each step of the iteration and applying Karmarkar's resealing algorithm [21] , the fifth-order Bessel filter of the optimum dynamic range is calculated as shown in the fourth column of Table I . Note the changes in the sizes of resistors and capacitors (and total capacitance unchanged), yet this filter displays exactly the same frequency response as the previous filter in the third column. The optimized filter yields a dynamic range improvement of about 0.7 dB. Even though the improvement is not very large, it partly compensates for the incremental reduction of the dynamic range resulting from the linearity improvement technique at no other costs. A more rigorous linear programming approach can also be implemented by considering the area taken up by the resistors and the influence of the voltage scaling F by including the information in the constraint and cost functions.
B. Active R-C to R-MOSFET-C Transformation
As discussed in Section II with a particular focus on the R-MOSFET portion, each of the resistors in an active R-C filter needs to be changed to a variable resistor R-MOSFET, resulting in a highly linear R-MOSFET-C implementation. In the example shown in Fig. 7 , the R-MOSFET combination R+ RX represents a sum that is equal to the original single resistor 10 kfl, and the capacitor value 10 pF stays unchanged. Because the parallel combination of the two MOSFET's in triode, R:c, is independent of the differential control voltage VC, the voltage scale factor F = (R+ Rx)/ (Rx) is maintained at any VC, and this differential control voltage tunes the variable resistance. Once this active R-C to R-MOSFET-C transformation has taken place in either the criss-cross or the current-dumping configuration, the multiple-input loading effect needs to be compensated by adjusting the size of the passive resistors as discussed in detail in Section II-C.
C. Constant-Voltage R-A40SFET Scaling for THD Optimization
Even though one can choose a constant ratio for the R-MOSFET voltage scaling (example shown in the preceding section) uniformly throughout the filter, a more optimum choice of voltage scale factor F for each of the summing nodes should be used to minimize the larger noise due to larger F. This can be achieved by applying a constant-voltage R-MOSFET scaling. This approach will ensure a fixed voltage swing across the MOSFET'S (which is proportional to the distortion) rather than allowing one tuning element to have the largest signal swing, causing it to be the dominant source of distortion. Shown in Fig. 8 is a graphical illustration of this method, The illustration in Fig. 8(a) shows that the node B of the constant-ratio scaling results in an unnecessarily small voltage swing across the MOSFET'S. On the other hand, for node B in Fig. 8(b) , the constant-voltage scaling allows the signal swing across the MOSFET'S to be comparable to node A. The net result is an improvement in the dynamic range by reduced F at the particular node B with a negligible sacrifice in linearity.
VII. EXPERIMENTALRESULTS
Considering the process and temperature variation of the device parameters and the loading effect of the multiple inputs, an audio-band (22 kHz) fifth-order Bessel filter with a voltage scaling factor F varied between 2.5 to 5 (a fixed value for each of the integrators-see Section VI-C) was designed and fabricated using a double-poly 2-pm CMOS technology. The design steps include an L-C ladder to active R-C filter transformation, node-voltage scaling, dynamic range optimization with area constraint (Section VI-A), and finally active R-C to R-MOSFET-C transformation using constant-voltage scaling (Sections VI-B and VI-C). In the design verification phase of the Bessel filter, simulations were performed using an extended precision in numerical calculations with a particular interest in harmonic distortion results. The measurements were in good agreement with the predicted results from the simulation.
Shown in Fig. 9 is the prototype fifth-order Bessel filter using this linearity improvement technique. The box with the crossing arrows indicates the current steering portion of the variable resistance stage with the current-dumping topology, and the voltage scale factor F, given at each of the tunable elements, is the assigned value according to the constant-voltage scaling. Two-stage fully differential operational amplifiers with approximately 90-dB dc gain, 27-MHz unity-gain bandwidth, and 69°phase margin (from simulation) are used in the filter. A high-gain amplifier was chosen to minimize the distortion of the filter. The operational amplifier with its frequency compensation network (standard Miller compensation) is shown in Fig. 10 . In the performance of the filter, the majority of distortion is expected to be coming from the MOSFET transistors in triode, and the passive resistors (undoped poly) are assumed to be sufficiently linear. Fig. 11 is a microphotograph of this fifth-order Bessel filter. The upper portion is composed of the five R-MOSFET-C integrators, including the passive components (R's and C 's), and the lower portion consists of the filter tuning circuitry and the bias circuit.
From the experimental results, the frequency response shown in Fig. 12(a) displays the tunability of the filter. Three different comer frequencies are chosen using different digital word settings for the binary weighted capacitors in place of Cl in Fig. 6 (discussed in Section V). The control of the comer frequency can also be accommodated by changing the input reference clock, which is fixed at about 1 MHz in this test setup. Fig. 12(b) is the expanded passband for flatness measurement with the identical setting of the comer frequencies displayed in Fig. 12(a) . As observed from the figure, the measured passband deviation is about 0.1 dB. The constant group delay of the Bessel filter can also be observed in Fig. 13 . Again, the comer frequencies are the same but the plot is shown on a linear frequency scale. The group delay is sufficiently flat within the given passband for each of frequency settings, displaying the variation limited to no more than I#s. The output spectrum in reference to a 2-kHz 4-VPP input is shown in Fig. 14 . The output displays a very pure 2-kHz tone showing no distortion above -90 dB, bound by the limited resolution of the spectrum analyzer at that level. Using a separate distortion analyzer the measured THD versus input frequency is shown in Fig. 15 . For the measurement taken with -MEt = 22 kHz (solid line), the plot verifies a close agreement with the simulation result of Fig. 5 . The input signal is fixed at 4-VPP differential. As predicted, this plot nicely captures the effect of the feedback loop on distortion. Consider again, as an example, the solid line representing a 22-kHz comer frequency setting. As the input frequency approaches the filter passband edge the loopgain is reduced and the distortion increases. Also in this figure the two separate lines represent the two different control voltages set to place the f_3~B at 22 kHz and 32 kHz. Even though the THD partially depends on the control voltage itself, THD improvement resulting from the widening of the filter bandwidth is also observed in this plot. This implies that for an oversampling digital-audio application, if f_3dB can be allowed to be higher than the audio band (22 kHz), even a greater linearity in the audio band (frequencies of interest) is feasible. Finally, while the clock feedthrough coming from the tuning loop is unseen at the output of the filter for the level of about 90 dB resolution, with an expanded window of frequency spectrum and without the presence of the input signal, a measurement is made at below -100 dB (lOLLV,~.), as shown in Fig. 16 . F. The feedback loops in the active filter configuration, which encircle the nonlinear current-steering MOSFET'S, further reduce the THD by the feedback loop gain. This proposed technique greatly improves the THD at the cost of a slight increase in the noise power. The performance of the prototype filter displays the feasibility of digital-audio filters in CMOS and further extends the low-distortion capabilities of continuous-time CMOS filters.
